

RANIT GORAI

Kolkata, India

ranitgorai2005@gmail.com | +91-7866069561 | LinkedIn | GitHub | Portfolio

PERSONAL SUMMARY

Electronics and Telecommunication Engineering undergraduate at Jadavpur University, with interests in digital systems, FPGA/HDL design, and communication systems. Skilled in Verilog, Vivado, and circuit simulation. Seeking opportunities in core electronics (Analog, VLSI, Embedded).

SKILLS

- Analog and Digital System Design, Circuit Design (Verilog HDL)
- Tools: Multisim, CircuitMaker, LaTeX, Vivado
- Computer Architecture and Control Unit Design
- Programming: C, C++, Python
- Web Development: HTML, CSS, JavaScript
- CS Fundamentals: Data Structures and Algorithms, OOP, DBMS

PROJECTS

Digital Logic Circuits Design

GitHub Repo

- Designed and implemented combinational and sequential digital logic circuits.
- Developed simple control unit architectures demonstrating instruction sequencing.
- Verified correctness of designs through simulation and testing in Vivado.

EDUCATION

Jadavpur University

B.E. Electronics and Telecommunication Engineering

Kolkata, India

2023 – Present

DAV Public School

AISSCE (PCM)

Raniganj, India

Jan 2023 – GPA: 94%

DAV Public School

AISSE

Raniganj, India

Jan 2021 – GPA: 96%

KEY ACHIEVEMENTS

- Achieved 95% GPA in AISSCE board exams.
- 95 percentile in JEE Mains, 962 Rank in WBJEE.
- Led a team of 10 members in a university tech fest.

TEAMWORK SKILLS

- Top 24 at **India's Future Tycoons Season 3**, organized by ENPOWER.
- Awarded "Most Dedicated Volunteer" while leading a 10-member team during JUGS event.
- Event Lead in **Srijan**, organized by JUGS.

RELEVANT COURSEWORK

- Data Structures and Algorithms
- Digital and Analog System Design
- Analog Communication Systems
- Signals and Systems